IP Core

CPU
High Performance 32 Bit RISC based CPU
Soft(A)

 

High Performance 32 Bit DSP Based CPU
Soft(A)

 

8051 Compatible 8 Bit CPU
Soft(A)
Peripheral
Priority Interrupt Controller
Soft(A)

 

Direct Memory Access Controller
Soft(A)

 

Multi-Function Timer
Soft(A)

 

Universal Asych. Receiver and Transmit Without FIFOs
Soft(A)

 

UART-F
Universal Asych. Receiver and Transmit With 8/16 depth  FIFOs
Soft(A)

 

X-SDRAM
Sync. DRAM Controller
Soft(A)

 

X_Flash
NAND or NOR type Flash Memory Controller
Soft(A)

 

SPI

 

Soft(U)

 

I2S

 

Soft(U)

 

I2C
High speed Serial Memory Interface Controller
Soft(U)
Telecom
IP Packet Forwarding Engine supporting 2.5Gbps POS Level 3 Interface
Soft(A)

 

Protocol Stack Hardware supporting full functions to build an IPv6 based communication system
Soft(U)
 ( A : Available, U : under Development )

 

 

º» ȨÆäÀÌÁö´Â ÀͽºÇ÷η¯5.xÀÌ»ó 800*600 ÀÌ»ó¿¡ ÃÖÀûÈ­ µÇ¾ú½À´Ï´Ù.
::::::: Copyright¨Ï 2000
Cross S&T. All right reserved :::::::