

UART Without FIFOs


Universal Asynchronous Receiver/Transmitter (UART) Intellectual Property (IP).

Description

It performs serial-to-parallel conversion on data originating from other serial devices, and performs parallel-to-serial conversion on data from a CPU to these devices. Asynchronous serial data communication are synched by start-stop in character units and can communicate with a universal asynchronous receiver/transmitter(UART).

Features

- baud rate generator with programmable bit rates.
- Internal or external transmit/receive clock source: baud rate generator (BAUDOUT) or BAUDIN external clock
- Full duplex communication: The transmitting and receiving sections are independent, so the SCI can transmit and receive simultaneously.
- UART are ten selectable serial data communication formats.
 - Data length : seven or eight bits
 - Stop bit length : one or two bits
 - Parity : even, odd, or no-parity bit generation and detection.
 - Receive error detection : parity, overrun, and framing errors
- Two types of interrupts:
 - Transmit-data-empty, Receive-data-full are requested independently.



Application Area : Serial Computer Interface, Serial interface other devices.

Available Documents : Data Sheet, Users Guide

Design File Formats : EDIF File Format , VHDL Code

Verification : Verilog Testbench

Simulation Tool Used : Model Technology ModelSim™ 5.4

For more information

CROSS S&T Inc. #715 Hyundai Office Bldg. 9-4, Sunae-Dong, Pundan-Ku, Sungnam, Kyunggi-Do, 463-783 Korea

Tel : 82-31-713-9143

Web Site : <http://www.crosssemi.com>

Fax: 82-31-713-9144

Contact To : sales@crosssemi.com

Copyright (c) 2000 Cross S&T Inc. All rights reserved.



* Contents described in this material are subject to change without notice for improvements and upgrades.